|
|
|
# Architecture specific notes for ARM® A57 (ARMv8)
|
|
|
|
|
|
|
|
## Performance groups
|
|
|
|
|
|
|
|
[ARM® A57 Performance groups](https://github.com/RRZE-HPC/likwid/tree/master/groups/arm8)
|
|
|
|
|
|
|
|
## Events
|
|
|
|
The input file for the events on ARM® A57 (ARMv8) can be found [here](https://github.com/RRZE-HPC/likwid/blob/master/src/includes/perfmon_a57_events.txt).
|
|
|
|
|
|
|
|
## Counters
|
|
|
|
- [Core-local counters](https://github.com/RRZE-HPC/likwid/wiki/ARM-A57#core-local-counter)
|
|
|
|
- [General-purpose counters](https://github.com/RRZE-HPC/likwid/wiki/ARM-A57#general-purpose-counters)
|
|
|
|
|
|
|
|
|
|
|
|
### Core-local counters
|
|
|
|
#### General-purpose counters
|
|
|
|
The ARM® A57 (ARMv8) microarchitecture provides 6 general-purpose counters consisting of a config and a counter register.
|
|
|
|
|
|
|
|
<TABLE>
|
|
|
|
<TR>
|
|
|
|
<TH>Counter name</TH>
|
|
|
|
<TH>Event name</TH>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC0</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC1</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC2</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC3</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC4</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
<TR>
|
|
|
|
<TD>PMC5</TD>
|
|
|
|
<TD>*</TD>
|
|
|
|
</TR>
|
|
|
|
</TABLE>
|
|
|
|
|
|
|
|
Currently no options are available for ARM® A57 (ARMv8). All handling is managed by perf_event. |